VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  Power Architecture(r) Technology Positioned as the Premier Solution for High-performance Applications
New Products

Power Architecture(r) Technology Positioned as the Premier Solution for High-performance Applications

Power.orgPower.org—February 10, 20100
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

PISCATAWAY, N.J. – February 10, 2010 – The recent announcement by IBM of its POWER7™ systems reinforces the Power Architecture® technology’s leadership in supporting the development of ground-breaking solutions that set new standards in price/performance, energy efficiency and virtualization, and emphasize the technology’s role as an indispensable building block for the world’s most demanding applications.

“The launch of the new POWER7 systems from IBM underscores the importance of Power Architecture technology in business critical applications that support and drive innovation and business in the global economy,” said Fawzi Behmann, Marketing Director for Power.org. “The new POWER7 systems represent a significant milestone for both the technology and the collaborative innovation facilitated by Power.org.”

The Power Architecture standard is a real-life example of the technology required for the new era of accelerated development and deployment facing designers today. POWER7, for instance, was announced only last August during Hot Chips 21. The POWER7 systems will be highlighted during four IBM sessions at the upcoming ISSCC, February 7-­11, 2010, at the Marriott Marquis in San Francisco. For detailed information visit www.isscc.org/isscc/2010/Power.org. The POWER7 sessions include:

• Section 5 – Processors, Session 5.4, 2/8/10 at 3:15 p.m. IBM will present the Implementation of POWER7, a highly parallel and scalable multi-core high-end server processor.

• Section 9 – Digital Circuits, Session 9.3, 2/9/10 at 9:30 a.m. IBM will review local clocking and clocked storage elements around POWER7.

• Section 19 – High‐Performance Embedded Memory

More stories

Galleon Embedded Computing Serial FPDP Recorder

April 20, 2012

Annapolis Micro Systems Partners with TE Connectivity to Introduce FPGA Boards with High Density RF Connectors

July 12, 2018

Low Cost 15W Medical Grade Wall Mount Power Adapters Come with Interchangeable Plugs

January 11, 2010

Avnet Electronics Marketing Introduces the FMC and Breakout Carrier Cards Supporting MicroZed

February 24, 2014

o Session 19.1, 2/10/10 at 8:30 a.m. IBM will feature a 45nm SOI embedded DRAM macro for POWER7 32MB on-chip L3 cache.

o Session 19.2, 2/10/10 at 9:00 a.m. IBM will showcase a 32kB L1 data cache in 45nm SOI technology for POWER7 processors.

About Power.org

Power Architecture technology is behind millions of innovative products, including the world’s fastest supercomputers, leading video game consoles, and electronic systems in most of today’s car models. Every phone call, email and Web page touches hundreds of Power Architecture systems. The open Power.org community, formed in 2005, is the organization driving collaborative innovation around Power Architecture technology. Power.org’s mission is to optimize interoperability, accelerate innovation and drive increased adoption of this leading processor architecture. For more details, visit www.power.org.

(30)

Media Contact:

Corridor Communications, Inc.

Phyllis Grabot

805.341.7269

[email protected]

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. All other product or service names are the property of their respective owners. © Power.org 2010.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
EDA: The Next Big Thing Virtual Summit – May 12th, 2010
New Lanner Enterprise-Class Network Appliance Maximizes Ethernet Port Density and Network Bandwidth by Utilizing the Intel(r) Xeon(r) Processor C5500 Series and Intel(r) 3420 Chipset
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.