VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Editor's Choice  Project starts without all the facts – or funding
Editor's Choice

Project starts without all the facts – or funding

Chris A. Ciufo, Editor, OpenSystems MediaChris A. Ciufo, Editor, OpenSystems Media—March 26, 20090
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

Typically, before development starts on DSP software – for SIGINT, sonar, radar, or other signal processing code types – decisions have to be made. Perhaps most important is: On which type of target hardware platform will the software be executed? Moreover, not having yet received initial funding – or not having identified, procured, or tested the target hardware platform – can be prohibitive to software development starts, but that doesn’t have to be the case. GE Fanuc’s platform-independent AXISLib-CL Signal and Vector Processing Library, as an extension of GE’s AXIS multiprocessor software development environment, allows software development to commence before target hardware is in hand. Key to the equation is AXISLib-CL’s capability of rapid migration from the modeling stage to the platform deployment phase.

AXISLib-CL enables vector and DSP math algorithms to be created from a suite of functions. AXISLib-CL renders interplatform portability and consistency amongst different vendor implementations, processors, and data types. It comprises a generic C platform and runs on both Freescale and Intel processors. Provided with AXISLib-CL are the VSIPL and AXISLib-RSPL APIs, the latter of which supports portability among OSs such as Linux, VxWorks, Windows, and LynxOS and offers more than 450 image processing functions.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
902MHz RFID Gen 2 Portable Reader/Writer from GAO
900MHz. UHF RFID Reader Module from GAO
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.