VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  AppliedMicro’s PacketPro Multi-core APM8639x SoC Family Supports Subsystem Isolation with Asymmetric Multiprocessing
New Products

AppliedMicro’s PacketPro Multi-core APM8639x SoC Family Supports Subsystem Isolation with Asymmetric Multiprocessing

AppliedMicroAppliedMicro—March 31, 20110
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

SUNNYVALE, Calif. –¬ March 31, 2011 – Applied Micro Circuits Corporation, or AppliedMicro, today announced the availability of “Diamondback” APM86392 and APM86391, the newest members of its PacketPro™ family of multi-core embedded processing devices. Through an innovative asymmetric multiprocessing (AMP) capability, these devices enable two or more independent subsystems to operate concurrently with effective isolation on a single chip. This feature improves application performance and offers higher reliability. It is also designed to provide an easier migration to multicore designs with greater flexibility for a wide range of embedded applications in networking, storage, printing, imaging, and multimedia access systems.

Traditional multi-core processors force software engineers to dedicate one of the cores as a master to control the operations of the other slave cores. By harnessing innovative features of the PacketPro family enabled by AppliedMicro’s Scalable Lightweight Intelligent Management processor (SLIMpro™) subsystem, developers can implement AMP on APM8639x processors without dedicating one of the cores as a master. This enables completely separate and isolated partitions on a single chip, each with independent operating systems, applications, software, processing bandwidth, I/O and cache. Each subsystem is decoupled from other subsystems during software updates, crashes, rebooting, peak performance demands or other events that can interrupt continuous operations.

“In instances of a system fail requiring complete reboot, the PacketPro allows the decoupling of cores without interruption or impact of other subsystems running on the same embedded SoC device,” said Jim Johnston, Senior Director of Marketing at AppliedMicro. “Before this, both subsystems would have to be taken down to reboot one operating system due to dependencies from shared cache memory and other resources. AppliedMicro’s approach provides each processor with separate and virtualized access to processor resources that one subsystem can continue operation even if any of the other ones becomes inoperative.”

More stories

Curtiss-Wright Controls Announces Enhanced Presagis SeaWind(r)/GL/GN Graphics Software for Curtiss-Wright Controls X11(tm) and OpenGL(r)

October 21, 2010

ADLINK Launches Extreme Rugged(tm) HPERC-IBR for Reduced SWaP Requirements

March 17, 2014

Tech Source Implements AMD Embedded Radeon E8860 GPU with Condor 4000x XMC Graphics/Video Card

February 26, 2014

Elma’s New Custom-designed Type 15i Instrument Case Reduces Development Costs

September 26, 2013

Additionally, AppliedMicro’s AMP approach is designed to aid developers who are migrating from single-core to multi-core designs by allowing them to consolidate several applications onto one SoC without the re-engineering that typically accompanies porting of software to a multi-core environment, thereby reducing overall development time and bill-of-material costs while accelerating time to market. The PacketPro family of devices also utilizes the SLIMpro subsystem to manage multiple power islands on the SoC to meet low-power, energy efficiency requirements.

“Working hand-in-hand with our customers gave AppliedMicro great insight on the needs of next-generation platforms,” said Vinay Ravuri, Vice President and General Manager, Processor Business Unit. “PacketPro asymmetric multiprocessing is one of the capabilities developers need because they must effectively manage multiple operating systems and applications on a single chip. The non-blocking architecture of PacketPro is arbitrated by superior queue management and traffic management so that each individual application never suffers from a lack of processing resources, ensuring the highest reliability and uninterrupted performance.”

AppliedMicro’s Diamondback APM86391 single core devices and APM86292 dual-core processors feature PowerPC® 465 processing cores operating at up to 1.0GHz with floating point units, 32 KB I- and 32KB D-cache, 256 KB L2 cache per processor, 32-bit DDR at 1066 Mbps DDR3 memory controller with optional ECC. High-speed interfaces consist of GE ports with in-line classification, security and TCP/IP offload, three single lane PCI-e Gen 2, two USB 2.0 host with integrated PHYs, one USB 2.0 OTG with integrated PHY, and one SATA 2.0 ports.

The Serengeti evaluation platform is available now running up to 1.0GHz and exposes all interfaces available on the SoC. The PacketPro family is supported by an ecosystem of third-party suppliers such as WindRiver® , VxWorks®, Free BSD®, Enea®, NetBSD and others.

Samples quantities of AppliedMicro’s APM8639x SoCs are available now with production quantities expected later this year. For more information about PacketPro and other AppliedMicro processing products, visit: www.apm.com/products/process.html

AppliedMicro Overview

AppliedMicro is a global leader in energy conscious computing solutions for telco, enterprise, data center, consumer and SMB applications. With a 30-year heritage as an innovator in high-speed connectivity and high performance embedded processing, AppliedMicro employs patented Power Architecture® SoCs to provide energy efficient products that can deliver up to a 40 percent reduction in power consumption without sacrificing performance. AppliedMicro’s corporate headquarters are located in Sunnyvale, California. Sales and engineering offices are located throughout the world. For further information regarding AppliedMicro, visit the company’s Web site at www.apm.com.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
GE Libraries Enable Developers to Maximize DSP Performance of Embedded Mil/Aero Platforms Based on 2nd Generation Intel(r) Core(tm) i7 Technology
X-ES Integrates MIL-STD-1553 PMC into 3U VPX Development Platform to Accelerate System Development
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.