VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Industry News  Industry’s First FMC is VMETRO A/D Module
Industry News

Industry’s First FMC is VMETRO A/D Module

VMETROVMETRO—April 23, 20080
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail


ADC510 Dual Channel 500 MSPS 12-bit ADC FPGA Mezzanine Card (FMC)

ADC510 Dual Channel 500 MSPS 12-bit ADC FPGA Mezzanine Card (FMC)

VMETRO today announced the industry’s first FPGA Mezzanine Card (FMC/VITA 57) module. The ADC510, available in air-cooled and conduction-cooled rugged versions, integrates two 12-bit 500MHz A/D chips for use in DSP applications such as Signal Intelligence (SIGINT), Electronic Counter Measures (ECM), and Radar. This innovative design, based on the emerging VITA 57.1 standard, makes it easier for developers to integrate FPGAs into their embedded system designs.

More stories

Innovative Integration announces New X3-Servo PCI Express XMC Module Boasting twelve, 250 KSPS A/Ds & twelve 1MSPS DACs with Spartan 3A FPGA

June 16, 2008

Alpha Data Announces Support of Xilinx Virtex-5

May 15, 2006

Mercury Systems Receives $20.5M Integrated Subsystem Order from US Navy

September 17, 2018

Embedded Tech Trends 2023 Wrapup

May 23, 2023

The ADC510 supports two Texas Instruments ADS5463 ADC devices with each device supporting a sampling rate up to 500 MSPS and providing 12-bits of digital output. The ADC device interfaces are routed to the FMC connector to enable an FPGA on a baseboard to directly control and receive data. There is a choice of sample clock sources for the ADC510 including an onboard source that supports sampling rates of 300, 320, 400, and 500 MSPS as well as the ability to utilize an external sample clock. Input and output triggers are provided to enable multiple ADC510 modules to be synchronized to increase the number of input channels.

“The introduction of the first FMC module marks a new generation in I/O aimed at FPGAs – developers continue to benefit from high-bandwidth, low-latency coupling between an FPGA and I/O with a new level of industry standard flexibility,” comments Thomas Nygaard, Chief Technology Officer of VMETRO. “FMC modules such as the ADC510 can be integrated with baseboards such as VMETROs FPE650 (a 6U VPX board with four Xilinx® Virtex®-5 FPGAs and two FMC sites) to create very powerful solutions.”

FMCs address the needs of FPGA centric I/O by enabling I/O devices that reside on an industry standard mezzanine card to be attached to, and directly controlled by, FPGAs that reside on a baseboard. The benefits of FMCs are a small footprint, reduced I/O bottlenecks, increased flexibility, and reduced cost by removing redundant interfaces. An FMC module is about half the size of a PMC mezzanine module. To maximize data throughput and minimize latency, the FMC connector has many pins that support high-speed signals for moving data between the FMC and an FPGA on the baseboard. FMCs are ideal for high speed analog I/O, digital I/O, fiber-optics, memory or even a DSP co-processor.

“The emerging FMC standard will reduce design costs and time-to-market by bringing the benefits of modular design much closer to the FPGA user community,” states Raj Seelam, DSP Solutions Product Manager at Xilinx. “The combination of high-speed I/O FMC modules, such as VMETROs ADC510, and our latest Virtex-5 SXT FPGA technology is very compelling for a variety of DSP applications.”

VMETRO makes available HDL example code for the ADC510 for integration into the HDL development suite for VMETRO FPGA baseboards.

The ADC510 is the first of a family of FMC modules being developed by VMETRO.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
TEK Microsystems Announces QuiXilica V5 Architecture VIRTEX-5 Based Products For High Performance IO Processing
Super Talent Ships World’s First DDR3-1800 4GB Kit
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.