VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Industry News  Dr. Peter Hofstee to Lead Session on IBM Cell Processor as Part of Multi-Core Processor Tutorial at GSPx 2005
Industry News

Dr. Peter Hofstee to Lead Session on IBM Cell Processor as Part of Multi-Core Processor Tutorial at GSPx 2005

GSPxGSPx—June 28, 20050
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

NEWTON, MA – June 28, 2005 – Global Technology Conferences, Inc. (GTC) today announced that Peter Hofstee will lead a session on the IBM Cell Processor as part of the Multi-Core Processor Tutorial at GSPx 2005. GSPx 2005, the pervasive signal processing event, will take place October 24-27 at the Santa Clara Convention Center in California.

“The use of multi-core processors, such as the IBM Cell Processor, opens new doors for the industry,” said Dr. Amnon Aliphas, GSPx conference chair. “Attendees at this year’s conference will have the opportunity to help drive this rapidly evolving industry forward by participating in the Multi-Core Processor Tutorial session. IBM Cell Processors will be able to use ultra high-speed broadband connectivity to interoperate with one another as one complete system. The Cell’s underlying architecture will enable it to manifest itself into many forms for many purposes, helping to open up a whole new set of applications”.

More stories

Channel One International has published "Electronic Systems Obsolescence Management (ESOM) SF-2.0" a framework in response to the DoD SD-22 guidelines for planning and managing component obsolescence in military and high reliability systems.

October 25, 2010

Global Head-up Display Market to Witness Steady Growth, Thanks to Rising Demand from Aviation and Automotive Sector

June 16, 2016

NEW Conduction Cooled 250W Power supply

October 3, 2008

BMC Introduces PMC-UADI Universal Avionic Design Interface Protocol Converter

May 16, 2006

One of the multi-core sessions will be led by Dr. H. Peter Hofstee, Cell Chief Scientist and Cell Synergistic Processor Chief Architect, with the IBM Systems and Technology Group. Hofstee joined the IBM Austin Research Laboratory in 1996 where he worked on the world’s first 1GHz CMOS integer microprocessor. In 2001, he was one of the founding members of the joint Sony-Toshiba-IBM design center in Austin to develop the next generation of microprocessors for the broadband era. Dr. Hofstee received his Ph.D. in computer science from Caltech in 1995 and was on faculty there through 1996.

“Dr. Hofstee’s participation in the conference is a huge plus for the industry,” said Dr. Winthrop Smith, leader of the Multi-Core Processor Tutorial. “The cell processor will affect all players in the digital entertainment, enterprise computing and semiconductor industry sectors. Dr. Hofstee will be able to share his unique insight with conference attendees.”

For more information about conference registration, or exhibitor and sponsorship opportunities for GSPx 2005, visit www.gspx.com or e-mail [email protected].

About GSPx 2005

GSPx 2005 is the most comprehensive embedded solutions event with white paper presentations, technical workshops, technology panels, new products on the exhibit floor, and the First-Look New Product Forum. The conference targets design engineers and senior-level executives responsible for the development and management of embedded technologies as well as products incorporating such solutions. GSPx 2005 will cover embedded applications for automotive, biomedical, distributed processing, entertainment, image processing, radar imaging, security, speech processing, telecommunications, video and wireless. To register or exhibit at GSPx 2005, or for more information, visit www.gspx.com.

# # #

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
Mercury Computer Systems Teams with IBM to Build Cell Processor-Based Systems
Evolution of switched fabrics within the VMEbus infrastructure
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

May 14, 20250
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

May 14, 20250
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.