VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  News  New Products  Verific Unveils Perl Interface for Its SystemVerilog, VHDL Front-End Solutions
New Products

Verific Unveils Perl Interface for Its SystemVerilog, VHDL Front-End Solutions

Verific Design AutomationVerific Design Automation—May 19, 20110
FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

Verific Design Automation, long known for its SystemVerilog and VHDL front-end solutions used by leading EDA, FPGA and semiconductor companies worldwide, today unveiled a Perl interface to its industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators.

“We get strong interest for our parser technology from ASIC and FPGA design engineers looking to solve a specific problem in their RTL code or netlist,” says Rob Dekker, Verific’s founder and chief technology officer. “These engineers are not necessarily C++ programmers and would prefer to put a solution together using a scripting language. It’s for this group of users that we created our Verific Perl module.”

More stories

Pentek Launches High-Performance, Real-time PC Development System for Software Radio Applications

April 29, 2013

Innovative Integration Announces the mini-K7

October 28, 2013

CES – Creative Electronic Systems SA Launches 3U OpenVPX(tm) Module with a 24-core Freescale(r) QorIQ(r) T4240 Processor

January 23, 2013

Elma’s New 3U VPX Virtex-6 FPGA Processing Board Includes VITA 57 FMC Front-end for Flexible I/O

July 22, 2011

All 2,000 Verific’s standard C++ application programming interfaces (APIs) and supporting functionality, such as iterators, have been exported to a Verific Perl module included in a Perl program through a standard Perl use clause.

The Perl interface will be released to existing licensees in the June 2011 release.

Verific will demonstrate the SystemVerilog and VHDL Perl APIs, along with the rest of its product line, in Booth #2733 at the at the 48th Design Automation Conference (DAC) June 6-8 at the San Diego Convention Center in San Diego, Calif.

A white paper discussing details of the application is available for download at the Verific website found at: www.verific.com.

Since its founding in 1999, Verific’s software has served as the front end to a wide range of EDA and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of RTL designs. Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: [email protected]. Website: www.verific.com.

FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
New Wearable Rugged Computer System for Dismounted Soldiers Allows Transition from Computer Operation to Direct Combat in Seconds
Pentagon 2000 Software Inc. Releases Kanban Feature.
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

August 1, 20250
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA Aligned Payloads

July 25, 20250
Articles

The VITA Technologies 2025 Resource Guide is here!

June 19, 20250
Load more
Read also
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

August 1, 20250
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA Aligned Payloads

July 25, 20250
Articles

The VITA Technologies 2025 Resource Guide is here!

June 19, 20250
Articles

Next-gen fiber optics for aviation: Expanded Beam performance with VITA 95/96

June 3, 20250
Articles

Embedded Tech Trends 2025 Wrapup

June 3, 20250
Consortia and Working Groups

VITA standards activity updates

June 3, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.