VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  Verific Unveils Perl Interface for Its SystemVerilog, VHDL Front-End Solutions
New Products

Verific Unveils Perl Interface for Its SystemVerilog, VHDL Front-End Solutions

Verific Design AutomationVerific Design Automation—May 19, 20110
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

Verific Design Automation, long known for its SystemVerilog and VHDL front-end solutions used by leading EDA, FPGA and semiconductor companies worldwide, today unveiled a Perl interface to its industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators.

“We get strong interest for our parser technology from ASIC and FPGA design engineers looking to solve a specific problem in their RTL code or netlist,” says Rob Dekker, Verific’s founder and chief technology officer. “These engineers are not necessarily C++ programmers and would prefer to put a solution together using a scripting language. It’s for this group of users that we created our Verific Perl module.”

More stories

TRI-M TECHNOLOGIES INTRODUCES ADVANCED BACKUP POWER SOLUTIONS

July 22, 2011

Curtiss-Wright Launches New Family of SWaP-Optimized Rugged Graphics Modules for Defense and Aerospace Applications

April 24, 2018

Mercury Redefines Rugged, Affordable Compute Performance With Ethernet-Based Subsystems

November 14, 2013

Curtiss-Wright Controls Introduces New Family of 5-Slot 6U VME Rugged Multi-Platform Mission Computer Sub-Systems

October 10, 2011

All 2,000 Verific’s standard C++ application programming interfaces (APIs) and supporting functionality, such as iterators, have been exported to a Verific Perl module included in a Perl program through a standard Perl use clause.

The Perl interface will be released to existing licensees in the June 2011 release.

Verific will demonstrate the SystemVerilog and VHDL Perl APIs, along with the rest of its product line, in Booth #2733 at the at the 48th Design Automation Conference (DAC) June 6-8 at the San Diego Convention Center in San Diego, Calif.

A white paper discussing details of the application is available for download at the Verific website found at: www.verific.com.

Since its founding in 1999, Verific’s software has served as the front end to a wide range of EDA and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of RTL designs. Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux and Windows operating systems.

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: [email protected]. Website: www.verific.com.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
New Wearable Rugged Computer System for Dismounted Soldiers Allows Transition from Computer Operation to Direct Combat in Seconds
Pentagon 2000 Software Inc. Releases Kanban Feature.
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: SpaceVPX Solutions From Pixus Technologies

May 28, 20250
Eletter Products

SPONSORED: Mission-Ready Chassis Management Aligned to SOSA®

May 28, 20250
Eletter Products

SPONSORED: 2300W Intelligent VPX Power Supply

May 21, 20250
Load more
Read also
Eletter Products

SPONSORED: SpaceVPX Solutions From Pixus Technologies

May 28, 20250
Eletter Products

SPONSORED: Mission-Ready Chassis Management Aligned to SOSA®

May 28, 20250
Eletter Products

SPONSORED: 2300W Intelligent VPX Power Supply

May 21, 20250
Eletter Products

SPONSORED: Small Scale 4 Slot OpenVPX and SOSA Aligned System Development

May 21, 20250
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

May 14, 20250
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.