VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  Eletter Products  Entry-level VPX development system
Eletter Products

Entry-level VPX development system

VerotecVerotec—September 1, 20120
FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

The TecSYS VPX Development Platform developed by Verotec addresses the issue of the lack of a suitable entry-level development platform that provides a basic physical environment for software development and board integration. Assembled from standard building blocks, the TecSYS is user-configurable around the default options. It is available in two versions: a 6U high enclosure for 3U board systems and as a 9U unit for 6U boards. Originally developed for VPX, TecSYS is modular and scalable; users can specify backplane and PSU options appropriate for VMEbus, VME64x and cPCI systems. Delivery times for all variants are short, reducing time to market. All standard integrated systems can be seen here.

More stories

VPX user-definable power and ground development system for Open VPX military applications

February 18, 2016

New Cybersecurity Features Ensure Data Protection in Critical Embedded Military Applications

July 12, 2019

Dawn VPX Product Line: Rugged, Reliable and Ready

December 1, 2012

ATCA for Military & Aerospace White Paper, Free Download

October 7, 2015

The default 3U TecSYS VPX system is housed in a 10.5 inch half width 6U, 322mm deep Diplomat enclosure, which is configured with a 2U plenum chamber at the bottom, a 3U KM6-RF subrack in the middle and a 1U air exhaust chamber at the top. The heart of the system is a 5-Slot 3U full mesh X4 PCI Express VITA 46.4 backplane, which also provides VITA 46.10 RTM capability, an important consideration for I/O, which is easily accessed through a removable rear panel; the top cover is also readily removable for improved access. The backplane provides System Management and JTAG Interfaces; it gives fat pipe communications between all five slots and provides an interface with one of the most widely used architectures, PCI Express. Pluggable PSUs with two independent converters operating in parallel provide 30A at 5V and 40A at 3.3V simultaneously.

Download the datasheet

Marc Harvey
Verotec Inc
PO Box 469
Londonderry
New Hampshire 03053
Tel: 603.821.9921

Fax: 603.821.9923
[email protected]
www.verotec.us

FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
Sabtech Industries Appoints Michael Carter as President
KVPX – Hypertronics High Speed Interconnects for Embedded Systems
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Mission-Ready Chassis Management Aligned to SOSA®

June 4, 20260
Eletter Products

SPONSORED: 2300W Intelligent VPX Power Supply

June 4, 20260
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA-Aligned Payloads

June 1, 20260
Load more
Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Read also
Eletter Products

SPONSORED: Mission-Ready Chassis Management Aligned to SOSA®

June 4, 20260
Eletter Products

SPONSORED: 2300W Intelligent VPX Power Supply

June 4, 20260
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA-Aligned Payloads

June 1, 20260
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

June 1, 20260
Eletter Products

SPONSORED: VITA 67.3 Offerings from Teledyne Storm Microwave

June 1, 20260
Eletter Products

SPONSORED: VITA 46 Compliant Digital Signal Processing (DSP) Solutions

June 1, 20260
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.