VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Industry News  New XMC Module links Configurable Virtex-6 FPGA to High-Speed PCIe, SRIO, and Gigabit Ethernet Interface
Industry News

New XMC Module links Configurable Virtex-6 FPGA to High-Speed PCIe, SRIO, and Gigabit Ethernet Interface

AcromagAcromag—June 20, 20120
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail



WIXOM, Mich., June 20, 2012 — Acromag’s new XMC-6VLX mezzanine modules feature a configurable Xilinx® Virtex™-6 FPGA enhanced with multiple high-speed memory buffers, I/O, and numerous high-bandwidth serial interfaces. The FPGA provides rapid processing and is closely coupled to the serial interconnects to prevent data transfer bottlenecks. 10-Gigabit Ethernet, PCI Express, Serial RapidIO, and Xilinx Aurora implementations are supported. Optional front-panel I/O adds dual SFP ports for Fibre Channel or copper Gigabit Ethernet and a VHDCR connector for expanded I/O signal access. Typical uses include simulation, communications, signal intelligence, and image processing. Available in a variety of configurations, models start at $8250 with upgradeable logic, I/O, and operating temperature capabilities.

“Combining the powerful Virtex-6 FPGA with these high-speed serial transceivers enables real-time processing of signals in many applications requiring intensive computation tasks and fast interfaces,” commented Joseph Primeau, Acromag’s embedded sales and marketing director. The FPGA serves as a co-processor applying custom logic and algorithms to streams of remote sensor data. Common uses are processing radar, sonar, or video and communication tasks such as encryption or protocol conversion.

Build options include the choice of a Xilinx XC6LX240T or XC6LX365T FPGA device and additional front-panel I/O connectors. Base models are ready for use in air-cooled or conduction-cooled systems. The front I/O option adds two 2.5Gbps SFP connectors and a 36-pin VHDCR connector for JTAG, USB, and 22 SelectIO. SelectIO signals are Virtex-6 FPGA I/O pins that support single-ended I/O (LVCMOS, HSTL, SSTL) and differential I/O standards (LVDS, HT, LVPECL, BLVDS, HSTL, SSTL). All models are available with extended temperature range parts suitable for -40 to 85 degrees C operation.

More stories

Cassidian selects Presagis Seawind OpenGL SOFTWARE driver and S3 Graphics 2300E GPU for digital map application

March 16, 2011

GAO Provides Its GOCart? Mobile Cart with Rechargeable Power System

January 15, 2009

Water Automation and Instrumentation Market Shows Steep sucess due to rising scarcity of fresh water

July 23, 2016

Interface Concept has chosen Reflex Photonics’ LightABLE LH Series SR12 embedded optical transceivers for their new generation Optical FMC cards.

October 24, 2016

The rear I/O supports 8-lane high-speed serial interfaces on both the P15 and P16 XMC ports for PCI Express, Serial RapidIO, 10-Gigabit Ethernet, or Xilinx Aurora implementation. P16 also has 34 SelectIO channels and two global clock pairs direct to the FPGA. The P4 port adds another 60 SelectIO and two more global clock pairs.

Large, high-speed memory banks provide efficient data handling and storage. Generous 128M x 64-bit DDR3 SDRAM buffers store captured data prior to FPGA processing. The data is directly accessible through the FPGA. Afterward, data is moved to the 2M x 72-bit SRAM for high-speed DMA transfer to the bus or CPU. The high-bandwidth serial x4/x8 interface ensures fast data throughput. 16M x 16-bit parallel flash memory conveniently stores MicroBlaze™ program code.

Acromag’s Engineering Design Kit provides utilities to help users develop custom programs, load VHDL into the FPGA and to establish DMA transfers between the FPGA and the CPU. The kit includes a compiled FPGA file and example VHDL code provided as selectable blocks with examples for the local bus interface, read/writes, and change-of-state interrupts to the PCI bus. A JTAG interface allows users to perform on-board VHDL simulation. Further analysis is supported with a ChipScope™ Pro interface.

For easy integration of the boards with embedded Windows® applications, Acromag developed a DLL driver software package for compatibility with Microsoft® Visual C++™, and Visual Basic. Sample files with “C” source demonstration programs provide easy-to-use tools to test operation of the module.

For connectivity with real time application programs, Acromag offers C libraries for VxWorks® and other operating systems. The libraries provide generic routines (source code included) to handle reads, writes, interrupts, and other functions. Demonstration programs enable the developer to quickly exercise the I/O modules before attaching the routines to the application program. This diagnostic tool can save hours of troubleshooting and debugging. Free Linux example programs are also available.

About Acromag

Acromag has designed and manufactured measurement and control products for more than 50 years. They are an international corporation with a world headquarters near Detroit, Michigan and a global network of sales representatives and distributors. Acromag offers a complete line of embedded I/O and industrial computer products for military, aerospace, manufacturing, transportation, utilities, and scientific research applications.

www.acromag.com

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
TAG Custom Engineers Low-Cost and Lightweight Mini-Brick Computers for Manned and Unmanned Vehicle Communications
Federal Innovators Leveraged VMware Virtualization to Stand Out in Data Center Optimization Awards
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.