VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  RFEL adds new features to latest version of its award-winning ChannelCore Flex advanced Channeliser IP core
New Products

RFEL adds new features to latest version of its award-winning ChannelCore Flex advanced Channeliser IP core

RFELRFEL—February 22, 20160
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail


ChannelCore Flex is deployed in various COMINT applications

ChannelCore Flex is deployed in various COMINT applications


ChannelCore Flex functional block diagram

ChannelCore Flex functional block diagram

Newport, Isle of Wight, UK – 22 February 2016 – RFEL continues to enhance its multi-award winning, advanced channeliser IP core, ChannelCore Flex™. The latest version has many new features that ensure it continues to provide highly versatile, state-of-the-art solutions for a wide range of demanding channelisation applications such as communications, intercept, electronic warfare, security, industrial applications, COMINT, SIGINT, sonar, radio astronomy, research and software-defined radio.

More stories

Curtiss-Wright Controls Electronic Systems Introduces New Hybricon(r) 6U OpenVPX(tm) Backplane

July 26, 2011

TEWS TECHNOLOGIES Introduces 32 Channel M-LVDS FMC Mezzanine Module

March 14, 2013

25 GS/s Wide-Band Receiver & Transmitter Board-Set for EW and Wideband Communications Announced by Curtiss-Wright

March 31, 2015

LinkedHope Released A 6U VPX Layer 3 Ethernet + SRIO Switch Board

September 11, 2017

One of the important new features is the option of VITA 49 compatible precision time-stamping of the output channelised data. This time-stamping is provided to 5ns accuracy or better on request. The core receives time-stamped ADC data and provides a dynamic, compensated time-stamp with the output data for each channel.

The input stage has been enhanced, now with support for up to four inputs giving improved application flexibility. An input buffer provides flow control for supporting network sourced baseband data. The input sample rate and FPGA clock rate are decoupled with the maximum aggregate output channel sample rate now limited to the FPGA clock rate. A front-end frequency mixer stage allows for global frequency correction on each input channel, to counter effects like Doppler, for example, to accuracies much lower than 1 Hz.

ChannelCore Flex™ uses a novel architecture to implement a large number of Digital Down Converter (DDC) channels very efficiently. FPGA resources are used in proportion to the log of the number of channels enabling thousands of channels to be implemented in a moderately sized FPGA.

Real-time, on-the-fly control is available for each channel to change the input source selection, centre frequency, sample rate, gain and filter response including bandwidth. New in this latest release is the user programmable option to maintain phase coherency when reprogramming channels and the core is still capable of being phase coherent across multiple cores.

Each channel path is normalised to map a full-scale input signal to half the dynamic range on the output giving output headroom and an internal gain stage provides up to 102 dB of gain per channel, which is adjustable at run-time. Each channel has excellent RF performance with SFDR of greater than 80 dBc, 80% Nyquist pass-band and a passband ripple of less than 0.1 dB. The user can select either an Infinite Impulse Response (IIR) or the Finite Impulse Response (FIR) output filter stage to provide more effective filter response with reduced resource utilisation.

A powerful fractional rate resampler is provided on each channel, allowing resampling to sub-Hz accuracy, making ChannelCore Flex™ a unique solution that delivers unrivalled performance using a low power budget and highly effective use of FPGA resources.

RFEL can provide free, fully operational, fully featured cores to support system design and evaluation in either MATLAB® or ModelSim®. These evaluation models operate for 60 minutes before reboot allowing time for extensive evaluation of the effectiveness of the design. The time limitation is removed when the core is programmed with a key code that is provided when a full core license is purchased.

Available for Xilinx FPGAs with other devices on request, further data and pricing is available from RFEL now.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
A different kind of ELECTRONIC PACKAGING SOLUTIONS COMPANY
Toradex expands product portfolio with new embedded computer based on NXP(r) i.MX 7 applications processors
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.