VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Conferences and Awards  Xilinx Discusses 3-D IC Design Methodologies, Design Tools, and FPGAs in Embedded Systems at DAC 2011
Conferences and Awards

Xilinx Discusses 3-D IC Design Methodologies, Design Tools, and FPGAs in Embedded Systems at DAC 2011

XilinxXilinx—June 1, 20110
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

SAN JOSE, Calif., June, 1, 2011 — Innovations in 3-D IC Design, new FPGA-based processing technologies for embedded systems, IP use and the latest in design tool support will be among the key topics presented by Xilinx, Inc. (NASDAQ: XLNX) at the Design Automation Conference (DAC) in San Diego from June 5 – 9, 2011. Xilinx CTO and Senior Vice President, Ivo Bolsens, will be among the executives participating in DAC’s first Embedded Systems and Software Executive Day, as well as participate in a Pavilion Panel on 3-D IC designs. In addition to Bolsens’ speaking engagements, Xilinx technical experts will participate in a number of panels and workshops, where attendees will learn more about FPGAs in embedded systems, support for standards promoting IP use and reuse, EDA industry trends, and the implementation of real-time systems using FPGAs.

What:

Design Automation Conference (DAC) 2011

Where:

San Diego Convention Center, San Diego, CA

When:

June 5 – 9, 2011

Pavilion Panel

Monday, June 6

10:30 a.m. – 11:15 a.m., Booth #3421

3-D IC: Myth of Miracle?

With fewer companies justifying the costs of building ASICs and ASSPs using leading-edge process technologies, many companies are considering implementing their next designs using 3-D technologies instead of monolithic die. Ivo Bolsens will participate in this panel to share what Xilinx has learned about the tool, methodology, and infrastructure challenges of 3-D IC design through its own experience developing its Stacked Silicon Interconnect Technology.

Embedded Systems and Software Executive Day – Session 1

Wednesday, June 8

9:00 a.m. – 10:30 a.m., 32AB

Embedded Systems and Software Meet Hardware

Bolsens will also be among the top industry executives discussing the optimization of embedded operating systems, system architecture for future embedded products, application-specific architectures based on embedded processors and technical/business decision making by program developers.

Technical Panels

Tuesday, June 7

1:00 p.m. – 1:45 p.m., Booth #3421

C-to-FPGA Tools: Ready for the Mass Market?

Publisher of Xilinx’s Xcell Journal, Mike Santarini, has set up a panel discussing FPGA market expansion. Moderated by Kevin Morris of Techfocus Media, the panel will discuss how a growing number of embedded designers and algorithm developers are using FPGAs for their designs and evaluate current C-to-FPGA tools that support these designs. The panel will also explore what FPGA and EDA vendors are doing to serve this broad user base.

Wednesday, June 8

More stories

Growth and Opportunity in Embedded Markets are Themes of VITA Bus and Board Conference

January 31, 2005

Multicore Expo Unveils All-Star Presentation Line-Up

January 30, 2007

Performance Technologies, Inc. to Ring the NASDAQ Stock Market Closing Bell

April 21, 2006

Extreme Engineering Solutions Recognized by Lockheed Martin as Outstanding Business Partner

May 10, 2012

9:15 a.m. – 10:15 a.m., Booth #3421

Town Hall: What EDA Isn’t Doing Right

Santarini is also running a panel on the EDA industry with Lanza TechVentures Managing Director, Lucio Lanza. This panel of tool and IP users will examine what the EDA industry could do to better serve customers and move to a brighter future.

Wednesday, June 8

4:00 p.m. – 4:45 p.m., Booth #3421

IP and FPGAs: Where’s My Free Lunch?

Xilinx Senior Manager of IP Marketing, Ron Digiuseppe, will share his insight on IP and FPGAs. The panel will discuss how IP blocks are growing in strategic importance and how IP stimulates innovation and drives new business models.

Workshops

Sunday, June 5

2:30 p.m. – 3:15 p.m., 30C

DAC Workshop on Design, Analysis, and Implementation of Real-Time Systems with Time-Triggered and Event-Triggered Applications

Xilinx DSP Researcher, Stephen Neuendorffer, will participate in a panel that will discuss industrial case studies, models of computation, analysis methodologies, and integrated development platforms for mix-triggered systems.

Colocated Workshops

Sunday, June 5

11:00 a.m. – 11:15 a.m., 7AB

High-Level Synthesis for Systems in FPGAs

As part of the ESLsyn workshop, Neuendorffer will be giving a presentation on high-level synthesis for systems in FGPAs and how FPGAs can become powerful C programmable platforms.

Monday, June 6

11:00 a.m. – 12:00 p.m., 7AB

ESL Synthesis? Get Real!!

In another ESLsyn workshop, Neuendorffer and other panelists will weigh the pros and cons of ESL Synthesis technology being useful for realistic designs in the foreseeable future, its potentials, and trends.

Tuesday, June 7

2:00 p.m. – 4:00 p.m., 26AB

Accellera IP-XACT Seminar

Xilinx Product Marketing Manager of AXI, DSP IP and CORE Generator, Vinay Singh, will present a 10 minute overview of how Xilinx has adopted IP-XACT. This seminar is open to all DAC attendees and will cover an ecosystem overview, IP interfaces, IP architecture, parameterization and configurations, generators, and a comprehensive introduction to the IEEE-1685 standard.

About Xilinx

Xilinx is the world’s leading provider of programmable platforms. For more information, visit: www.xilinx.com/.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
Kozio Announces Support for Freescale’s QorIQ(r) P2 Communications Platform Series Transforming the Process of Developing Electronic Products Based on the P2010 and P2020 Processors
LDRA and DDC-I Offer Free Seminars June 15 & 16 for Certifying to the Highest Levels of DO-178B/C in Montreal and Boston
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.