VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Industry News  JazzFiber-V5 Serial FPDP I/O Module Breaks Performance Barriers in Both PMC and XMC
Industry News

JazzFiber-V5 Serial FPDP I/O Module Breaks Performance Barriers in Both PMC and XMC

TEK Microsystems, Inc.TEK Microsystems, Inc.—August 21, 20080
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail



Chelmsford, MA – August 21, 2008 – TEK Microsystems, Inc., the leading supplier of high performance streaming I/O and processing solutionsVXS-based digitizers today announced released the JazzFiber-V5 Serial Front Panel Data Port (FPDP) I/O module for high performance streaming sensor I/O interfaces. The JazzFiber-V5 module provides the fastest available solution for single and multichannel ANSI/VITA 17.1-2003 Serial FPDP interfaces with the hardware, firmware and software features to support the emerging VITA 17.2 standard for Serial FPDP extensions.

“The JazzFiber-V5 module is breaking new ground in every performance dimension”, said Andrew Reddig, president and chief technology officer of Tekmicro. “By leveraging advanced technologies– Xilinx Virtex 5 FPGAs, DDR3 memory and advanced protocol firmware – we have broken barriers in fiber optic speed, memory throughput and capacity, and local bus speed to offer the highest performance Serial FPDP I/O module available today”.

The JazzFiber-V5 module is the first Serial FPDP I/O module to support:

– Four fiber optic interfaces at up to 6.4 Gb/s for aggregate throughput of 25.6 Gb/s

– Latest Xilinx Virtex 5 FPGA technology, including FXT devices

– “Classic” Serial FPDP plus draft VITA 17.2 extensions, including channel bonding, higher bit rates, and protocol enhancements

– 512 MB of DDR3 memory with 6.4 GB/s of onboard throughput

– PMC interface with PCI-X 64-bit 133 MHz local bus

– XMC interface with PCI Express 1.0a x8 for 2 GB/s full duplex throughput

– Commercial, rugged air-cooled and rugged conduction-cooled options

Software drivers are available for Windows, Linux and VxWorks operating environments with support for a wide range of x86 and PowerPC host platforms with a common API with support for all Serial FPDP operating modes. The integrated firmware and software transparently support single Serial FPDP streams as well as logical streams using x2 and x4 channel bonding defined in VITA 17.2.

The JazzFiber-V5 is designed from the ground up to operate effectively in laboratory, rugged air-cooled, and rugged conduction-cooled environments meeting the needs of R&D and deployed applications.

Jazzfiber-v5 Key Technologies Overview

Front Panel I/O

More stories

Warranty Management Systems Market to Rise at a 12.80% CAGR 2014-2022 due to Rising Count of Manufacturing Facilities Globally

July 5, 2016

AdaCore Announces New Software Stack Analysis Tool

October 31, 2006

One Stop Systems Introduces Two PCI Express Expansion Backplanes in MicroATX Form Factor

May 2, 2007

Support for RAD Studio 10.3 Rio in Updated EntityDAC by Devart

December 3, 2018

The JazzFiber-V5 has four LC-style fiber optic transceivers mounted at the front panel of the module. The fiber optic transceivers may be ordered with either single or multi-mode fiber interfaces at either 850 or 1300 nm wavelengths. The baseline module supports baud rates of 2.5 Gb/s, with alternate speeds between 1.062 and 6.4 Gb/s available as options.

Virtex 5 FPGA

The JazzFiber-V5 uses a Xilinx Virtex-5 FPGA to implement the interface protocol, memory buffering, DMA engines, and local bus/fabric interface. The installed FPGA device depends on the number of channels and the serial baud rate, ranging from a two channel 2.5 Gb/s module which uses an LX50T, to a four channel 6.4 Gb/s module which uses an FX100T.

Serial FPDP Protocol

The JazzFiber-V5 implements the Serial Front Panel Data Port (FPDP) protocol, an open standard for sensor-to-processor data links defined by ANSI/VITA 17.1-2003. Serial FPDP provides low protocol overhead, support for synchronization primitives in the data stream and high efficiency.

Serial FPDP supports baud rates of 1.062, 2.125, and 2.5 Gb/s, with net data rates up to 247 MB/s after data encoding and protocol overhead. Serial FPDP has been deployed in a wide range of sensor I/O applications and is a well established tool for moving large amounts of data between external sensors and signal or data processor systems.

Serial FPDP Throughput

# of Fibers Baud Rate Throughput

One 1.062 Gb/s 105 MB/s

One 2.5 Gb/s 247 MB/s

One 6.4 Gb/s 633 MB/s

Four 2.5 Gb/s 997 MB/s

Four 6.4 Gb/s 2553 MB/s

DDR3 Memory Buffers

The JazzFiber-V5 uses the latest memory technology – DDR3 – to provide maximum memory throughput at 23% less power than DDR2 based memory. With four independent memory banks clocked at 400 MHz each, the buffer memory subsystem provides aggregate throughput of 6.4 GB/s, supporting full rate deep FIFO buffering of the maximum 25.6 Gb/s fiber optic capability. The baseline module has 512 MB of memory, which provides up to 500 ms of buffering at full 17.1 Serial FPDP rates, decoupling the module from local bus memory latencies. The module will support memory capacities of up to 2 GB when higher density memory devices are available in 2009.

The JazzFiber-V5 is available now with standard commercial delivery 8-10 weeks ARO.

High-resolution photos are available www.tekmicro.com

About TEK Microsystems, Incorporated

Founded in 1981 and headquartered in Chelmsford, Massachusetts, Tekmicro designs, manufactures and markets a wide range of advanced high-performance boards and systems for embedded real-time data acquisition, data conversion, storage and recording. The Company provides both commercial and rugged grade products which are used in real-time systems designed for applications such as reconnaissance, electronic warfare, signals intelligence, mine detection, medical imaging, radar, sonar, semiconductor inspection and seismic research. For additional information see www.tekmicro.com.

For more info contact Dianne McDermott @ [email protected]; 978.394.5166

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
Tundra Semiconductor to Announce First Quarter Fiscal 2009 Financial Results on August 28, 2008
PCI-Systems Inc. Unveils New VPX Conduction Cooled ARINC600-ATR Enclosure
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more
Read also
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Eletter Products

SPONSORED: Introducing AirBorn’s 2300W+ VPX Power Supply

January 28, 20250
Consortia and Working Groups

VITA announces formation of VITA 100 working groups

January 13, 20250
Articles

VITA Technologies 2025 Application Guide is here!

December 13, 20240
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.