VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  News  New Products  ASTER adds "Design-to-Test" to their DfT Solutions
New Products

ASTER adds "Design-to-Test" to their DfT Solutions

ASTER TechnologiesASTER Technologies—November 16, 20110
FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail



During Productronica 2011 at the New Munich Trade Fair Centre, ASTER Technologies the leading supplier in Board-Level Testability and Test Coverage analysis tools, will be demonstrating the Design-To-Test features that have been added to the TestWay and TestWay Express, DfT and Test Coverage analysis tools.

More stories

Combined Data Plane and Control Processing in New Aitech SBCs Provide Integrated Computing Performance

October 22, 2013

Microchip Introduces 100 Mbps Ethernet Controllers With Integrated Security Engines to Enable Fast and Secure Embedded Connectivity

August 4, 2009

Pentek Doubles Down on Preconfigured A/D XMC Modules for Radar, Communications and Data Acquisition Applications

October 4, 2014

Curtiss-Wright Controls Debuts Quad Channel 500 MSPS 14-bit Analog Input FMC

August 2, 2011

ASTER adds “Design-to-Test” to their DfT SolutionsASTER have now added the capability to speed up the post layout test development process by generating the test files for assembly, X-Ray, optical inspection, flying-probe, in-circuit and boundary-scan machines such as MYDATA; Agilent i3070, Agilent 5DX; Teradyne GR228x, TestStation, Z1800 and Spectrum; Aeroflex; Takaya APT8000/APT9000; Acculogic; Asset; Goepel Electronics, JTAG Technologies and XJTAG.

In a recent Airbus experiment the ability to automatically export the ICT design-to-test files such as the Agilent board, board_xy, and the models for hybrid, analog and digital devices including the disabling features, reduced the test program development time by up to 30%.

In addition ASTER have embedded a test optimization algorithm within the Takaya flying probe test exporter that provides advanced test balancing and boundary-scan optimization. This can be either driven by the theoretical boundary-scan test coverage, or the real test coverage imported from ACCULOGIC, ASSET, GOEPEL Electronics, JTAG Technologies and XJTAG testers. Additional exporters are currently under development to cover the test and inspection machines in the complete assembly line.

Mr. Christophe LOTZ, Managing director of ASTER said: “TestWay and TestWay Express have always been able to analyze test strategies in order to define the overall test coverage, but now have the ability to generate a test program that reflects the customer’s choice. Test balancing, is a key feature to minimize the test cycle by removing overlapping tests between the various test and inspection stations.”

It is becoming increasingly important to be able to organize test and assembly documents such as assembly and test instructions around CAD data, and provide a seamless transition between documents and board viewers. To this effect, ASTER has developed a QuadView portal that allows customers to organize their electronic documentation around the QuadView board viewer.

By centralizing data through a user friendly interface, various document types such as PDF, HTML, TestWay reports etc, are all made available at the same time with cross probing between all the documents and the QuadView schematic, layout and virtual schematic viewers.

All product properties become available on one screen such as RoHS status, product family and version etc. The portal also allows customers to organize documents by classifying them under tabs e.g. Assembly, Test, Control etc.

FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
New PCB Demonstrates Advanced JTAG/boundary-scan Testing & Device Programming Capabilities
No External Filters Needed With EMI Circular Connectors From Weald Electronics
Related posts
  • Related posts
  • More from author
Consortia and Working Groups

Ratification of VITA 93 – QMC: TEWS Technologies Welcomes a New Era in Modular I/O

September 30, 20250
Articles

VITA Persona: Ovidiu Mesesan

September 29, 20250
Articles

Legacy Product Sustainment Has Improved — But It Can Get Even Better

September 29, 20250
Load more
Read also
Consortia and Working Groups

Ratification of VITA 93 – QMC: TEWS Technologies Welcomes a New Era in Modular I/O

September 30, 20250
Articles

VITA Persona: Ovidiu Mesesan

September 29, 20250
Articles

Legacy Product Sustainment Has Improved — But It Can Get Even Better

September 29, 20250
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

August 1, 20250
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA Aligned Payloads

July 25, 20250
Articles

The VITA Technologies 2025 Resource Guide is here!

June 19, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.