VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  ASTER adds "Design-to-Test" to their DfT Solutions
New Products

ASTER adds "Design-to-Test" to their DfT Solutions

ASTER TechnologiesASTER Technologies—November 16, 20110
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail



During Productronica 2011 at the New Munich Trade Fair Centre, ASTER Technologies the leading supplier in Board-Level Testability and Test Coverage analysis tools, will be demonstrating the Design-To-Test features that have been added to the TestWay and TestWay Express, DfT and Test Coverage analysis tools.

More stories

Curtiss-Wright Introduces Rugged Dual 4GSPS Transceiver on 3U VPX Card for C4ISR Applications

June 5, 2013

United Electronic Industries announces the release of the DNx-AO-358 simulated strain gage output boards

March 26, 2010

NEW Rugged, conduction cooled 3U UPS based on our "Desert Gecko" chassis system.

June 10, 2011

New CeeLok FAS-X Connector Delivers Easier, Faster Field Termination

October 14, 2014

ASTER adds “Design-to-Test” to their DfT SolutionsASTER have now added the capability to speed up the post layout test development process by generating the test files for assembly, X-Ray, optical inspection, flying-probe, in-circuit and boundary-scan machines such as MYDATA; Agilent i3070, Agilent 5DX; Teradyne GR228x, TestStation, Z1800 and Spectrum; Aeroflex; Takaya APT8000/APT9000; Acculogic; Asset; Goepel Electronics, JTAG Technologies and XJTAG.

In a recent Airbus experiment the ability to automatically export the ICT design-to-test files such as the Agilent board, board_xy, and the models for hybrid, analog and digital devices including the disabling features, reduced the test program development time by up to 30%.

In addition ASTER have embedded a test optimization algorithm within the Takaya flying probe test exporter that provides advanced test balancing and boundary-scan optimization. This can be either driven by the theoretical boundary-scan test coverage, or the real test coverage imported from ACCULOGIC, ASSET, GOEPEL Electronics, JTAG Technologies and XJTAG testers. Additional exporters are currently under development to cover the test and inspection machines in the complete assembly line.

Mr. Christophe LOTZ, Managing director of ASTER said: “TestWay and TestWay Express have always been able to analyze test strategies in order to define the overall test coverage, but now have the ability to generate a test program that reflects the customer’s choice. Test balancing, is a key feature to minimize the test cycle by removing overlapping tests between the various test and inspection stations.”

It is becoming increasingly important to be able to organize test and assembly documents such as assembly and test instructions around CAD data, and provide a seamless transition between documents and board viewers. To this effect, ASTER has developed a QuadView portal that allows customers to organize their electronic documentation around the QuadView board viewer.

By centralizing data through a user friendly interface, various document types such as PDF, HTML, TestWay reports etc, are all made available at the same time with cross probing between all the documents and the QuadView schematic, layout and virtual schematic viewers.

All product properties become available on one screen such as RoHS status, product family and version etc. The portal also allows customers to organize documents by classifying them under tabs e.g. Assembly, Test, Control etc.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
New PCB Demonstrates Advanced JTAG/boundary-scan Testing & Device Programming Capabilities
No External Filters Needed With EMI Circular Connectors From Weald Electronics
Related posts
  • Related posts
  • More from author
Articles

DÉJÀ VU – THE UBIQUITY OF VITA 57

August 23, 20230
Conferences and Awards

Attn. VITA members: Registration open for September 2023 VSO Face to Face

August 16, 20230
Press Release

TEWS Technologies’ Advanced FPGA Solution Empowers a Range of Digital and Analog Applications

August 16, 20230
Load more
Read also
Articles

DÉJÀ VU – THE UBIQUITY OF VITA 57

August 23, 20230
Conferences and Awards

Attn. VITA members: Registration open for September 2023 VSO Face to Face

August 16, 20230
Press Release

TEWS Technologies’ Advanced FPGA Solution Empowers a Range of Digital and Analog Applications

August 16, 20230
Eletter Products

SPONSORED: TXMC637 – Reconfigurable FPGA with Analog I/O and Digital I/O

August 9, 20230
Eletter Products

SPONSORED: SpaceVPX Solutions From Pixus Technologies

August 9, 20230
Eletter Products

SPONSORED: Chassis Management Family Ensures Efficient Operation in Systems Aligned to SOSA

August 8, 20230
Load more

Recent Posts

  • DÉJÀ VU – THE UBIQUITY OF VITA 57
  • Attn. VITA members: Registration open for September 2023 VSO Face to Face
  • TEWS Technologies’ Advanced FPGA Solution Empowers a Range of Digital and Analog Applications
  • SPONSORED: TXMC637 – Reconfigurable FPGA with Analog I/O and Digital I/O
  • SPONSORED: SpaceVPX Solutions From Pixus Technologies

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.