VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  Industry News  AcQ InduCom introduces the i4400 a low-cost 6U form factor PMC/PrPMC carrier for VMEbus (VME64/VME64x)
Industry News

AcQ InduCom introduces the i4400 a low-cost 6U form factor PMC/PrPMC carrier for VMEbus (VME64/VME64x)

FPGAFPGA—February 3, 20060
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

More stories

Justice Department Will Not Oppose Proposal by Standard-Setting Organization on Disclosure and Licensing of Patents

October 31, 2006

Rumsfeld’s Gone…Now What About Technology?

November 9, 2006

ASSET’s ScanWorks for Intel platforms speeds structural and functional test on prototype and production circuit boards

July 13, 2016

PLX CHAMPIONS ELEVEN SWITCHES BASED ON PCI EXPRESS 2.0 TO PCI-SIG INTEGRATORS LIST

November 20, 2008

The VME-to-PCI bridge is implemented in an FPGA for flexible VME-to-PCI mapping and to allow future updates and upgrades. The base address of the i4400 is configurable by DIP-switches. The i4400 VME to PCI bridge is mapped in Standard (A24) I/O space of the VMEbus. Each PMC site has its own software configurable base address in Extended (A32) I/O space. The DIP-switches are accessible for configuration even when both modules are mounted.

The i4400 features flexible rear I/O according to ANSI/VITA 35-2000. All 64 rear I/O signals from PMC site 1 are routed to VME P2. Using optional 5-row VMEbus connectors 46 rear I/O signals from PMC site 2 are routed to VME P2. Using the optional VME64x P0 connector all 64 rear I/O signals from PMC site 2 are available.

As an option the i4400 provides conduction cooling ribs according to ANSI/VITA 20-2001.

The interrupt controller on the i4400 has an interrupt vector register for each PCI-module. If a module is able to generate its own vector, the i4000 simply passes the interrupt request to the VMEbus. Interrupts for each PMC site can be masked separately. The level on which an interrupt is issued to the VMEbus, is software selectable.

On the front of the i4400 is a 7-segment display indicating the boot-status during FPGA boot sequence. Afterwards it can be used by the user for status information.

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
GOEPEL electronic presents awarded and new JTAG/Boundary Scan Equipment at APEX 2006
Mistral Awarded India Distribution Rights for Graphic Solutions from Tilcon
Related posts
  • Related posts
  • More from author
Articles

Next-gen fiber optics for aviation: Expanded Beam performance with VITA 95/96

June 3, 20250
Articles

Embedded Tech Trends 2025 Wrapup

June 3, 20250
Consortia and Working Groups

VITA standards activity updates

June 3, 20250
Load more
Read also
Articles

Next-gen fiber optics for aviation: Expanded Beam performance with VITA 95/96

June 3, 20250
Articles

Embedded Tech Trends 2025 Wrapup

June 3, 20250
Consortia and Working Groups

VITA standards activity updates

June 3, 20250
Articles

Leveraging AI in standards

June 3, 20250
Eletter Products

SPONSORED: SpaceVPX Solutions From Pixus Technologies

May 28, 20250
Eletter Products

SPONSORED: Mission-Ready Chassis Management Aligned to SOSA®

May 28, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.