VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  News  New Products  Aldec(r) Delivers $1,995 Mixed Language Simulator to FPGA Market
New Products

Aldec(r) Delivers $1,995 Mixed Language Simulator to FPGA Market

Aldec, Inc.Aldec, Inc.—July 13, 20090
FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

HENDERSON, Nevada – July 13, 2009 – Aldec, Inc., a leader in RTL simulation and Electronic Design Automation (EDA), unveils a new low-cost mixed language RTL simulator — Active-HDL™ Designer Edition. The product closes a gap in the mixed RTL FPGA simulation market. Today, FPGA designers can purchase a high performance mixed language RTL simulator from Aldec or other commercial EDA vendors starting at $6,000 or alternatively purchase a restricted, single language, FPGA vendor supplied simulator for $1,000 or less. A price, feature and performance gap exists between the commercial EDA simulators and the FPGA vendor simulators. Active-HDL Designer Edition fills this market gap and provides FPGA designers with a mixed language simulator for less than $2,000. The product includes: industry proven IEEE mixed-language simulation support for VHDL, Verilog® and SystemVerilog (Design), 2X-plus performance gains over FPGA vendor supplied RTL simulators, encrypted IP support and no performance limitations on FPGA design size.

EDA Tool Vendor Advantages

By purchasing Active-HDL Designer Edition, FPGA designers receive technical support directly from the EDA manufacturer. Additionally, software revisions and library maintenance are the same across all configurations of Active-HDL providing a smooth upgrade path if additional functionality is required. Capabilities such as code coverage, design rule checking, DSP modeling and verification, SystemC co-simulation, transaction level modeling or assertion based verification are available.

Availability

Active-HDL Designer Edition is available today and supports Windows 32/XP/Vista operating systems. The product is offered as a one year time based license and available as either a node locked ($1,995) or floating ($2,495) license. To learn more about Active-HDL Designer Edition go to: www.aldec.com/DesignerEdition or attend our online webcast July 16, 2009, “A Look Under the Hood – $1,995 Mixed-Language FPGA Simulation”

More stories

Curtiss-wright Recognized As Leading Supplier Of Open Architecture Rugged Embedded COTS Technology

January 22, 2015

Aeroflex and EF Johnson Technologies Announce Availability of Aeroflex 3920 Digital Radio Test Set for Automated Tests and Alignment of ES Series Radios

February 22, 2012

Devart Introduces a New VirtualDAC and Updated Delphi Data Access Components

September 21, 2016

New RUGGEDrive portable memory line from Datakey Electronics gives OEMs USB flash drive or SD card functionality in a more robust, secure package

March 29, 2011

Register for the webcast at www.aldec.com/events

About Aldec

Aldec Corporation is an industry-leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, HDL Simulators, Hardware-Assisted Verification, Design Rule Checking software, co-simulation, co-verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. Aldec is a privately held company with continuous revenue growth, and employs approximately 200 people worldwide. Corporate Website: www.aldec.com

Active-HDL and Aldec are trademarks of Aldec Corporation. All other trademarks or registered trademarks are property of their respective owners.

Media Contact: Lori Nguyen

Director of Marketing

Aldec, Inc.

(702) 990-4400, ext.254

[email protected]

FacebookX TwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
GPIB – 40 Years of Rugged Connectivity
Aonix Partners with PrismTech on Real-time Communications for Java Systems
Related posts
  • Related posts
  • More from author
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

August 1, 20250
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA Aligned Payloads

July 25, 20250
Articles

The VITA Technologies 2025 Resource Guide is here!

June 19, 20250
Load more
Read also
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

August 1, 20250
RTS rugged test and deployment system
Eletter Products

SPONSORED: Rugged Test and Deploy Systems for VPX and SOSA Aligned Payloads

July 25, 20250
Articles

The VITA Technologies 2025 Resource Guide is here!

June 19, 20250
Articles

Next-gen fiber optics for aviation: Expanded Beam performance with VITA 95/96

June 3, 20250
Articles

Embedded Tech Trends 2025 Wrapup

June 3, 20250
Consortia and Working Groups

VITA standards activity updates

June 3, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.