VITA Technologies
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  New Products  Aldec(r) Delivers $1,995 Mixed Language Simulator to FPGA Market
New Products

Aldec(r) Delivers $1,995 Mixed Language Simulator to FPGA Market

Aldec, Inc.Aldec, Inc.—July 13, 20090
FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail

HENDERSON, Nevada – July 13, 2009 – Aldec, Inc., a leader in RTL simulation and Electronic Design Automation (EDA), unveils a new low-cost mixed language RTL simulator — Active-HDL™ Designer Edition. The product closes a gap in the mixed RTL FPGA simulation market. Today, FPGA designers can purchase a high performance mixed language RTL simulator from Aldec or other commercial EDA vendors starting at $6,000 or alternatively purchase a restricted, single language, FPGA vendor supplied simulator for $1,000 or less. A price, feature and performance gap exists between the commercial EDA simulators and the FPGA vendor simulators. Active-HDL Designer Edition fills this market gap and provides FPGA designers with a mixed language simulator for less than $2,000. The product includes: industry proven IEEE mixed-language simulation support for VHDL, Verilog® and SystemVerilog (Design), 2X-plus performance gains over FPGA vendor supplied RTL simulators, encrypted IP support and no performance limitations on FPGA design size.

EDA Tool Vendor Advantages

By purchasing Active-HDL Designer Edition, FPGA designers receive technical support directly from the EDA manufacturer. Additionally, software revisions and library maintenance are the same across all configurations of Active-HDL providing a smooth upgrade path if additional functionality is required. Capabilities such as code coverage, design rule checking, DSP modeling and verification, SystemC co-simulation, transaction level modeling or assertion based verification are available.

Availability

Active-HDL Designer Edition is available today and supports Windows 32/XP/Vista operating systems. The product is offered as a one year time based license and available as either a node locked ($1,995) or floating ($2,495) license. To learn more about Active-HDL Designer Edition go to: www.aldec.com/DesignerEdition or attend our online webcast July 16, 2009, “A Look Under the Hood – $1,995 Mixed-Language FPGA Simulation”

More stories

Get the Picture – Digital Video Test Products for ARINC818

August 5, 2013

6-Slot Conduction Cooled OpenVPX Chassis for Rack Mount Development/Deployment introduced by Curtiss-Wright

November 4, 2014

Curtiss-Wright Controls Introduces its First 32nm Intel(r) Core(tm) Microarchitecture-Based VME64x Single Board Computer

January 7, 2010

New 3U VPX Xilinx Virtex-6 FPGA Processor board with FMC site from Interface Concept

February 24, 2012

Register for the webcast at www.aldec.com/events

About Aldec

Aldec Corporation is an industry-leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, HDL Simulators, Hardware-Assisted Verification, Design Rule Checking software, co-simulation, co-verification, IP Cores, DO-254 Functional Verification and Military/Aerospace solutions. Aldec is a privately held company with continuous revenue growth, and employs approximately 200 people worldwide. Corporate Website: www.aldec.com

Active-HDL and Aldec are trademarks of Aldec Corporation. All other trademarks or registered trademarks are property of their respective owners.

Media Contact: Lori Nguyen

Director of Marketing

Aldec, Inc.

(702) 990-4400, ext.254

[email protected]

FacebookTwitterPinterestLinkedInTumblrRedditVKWhatsAppEmail
GPIB – 40 Years of Rugged Connectivity
Aonix Partners with PrismTech on Real-time Communications for Java Systems
Related posts
  • Related posts
  • More from author

SPONSORED: 2300W Intelligent VPX Power Supply

May 21, 20250
Eletter Products

SPONSORED: Small Scale 4 Slot OpenVPX and SOSA Aligned System Development

May 21, 20250
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

May 14, 20250
Load more
Read also

SPONSORED: 2300W Intelligent VPX Power Supply

May 21, 20250
Eletter Products

SPONSORED: Small Scale 4 Slot OpenVPX and SOSA Aligned System Development

May 21, 20250
Eletter Products

SPONSORED: 3U VPX HD Switch Doubles Backplane Density

May 14, 20250
Eletter Products

SPONSORED: Rugged 1/2 ATR Aligned to SOSA, CMFF and SAVE Ready

January 30, 20250
Consortia and Working Groups

Call for Consensus Body Members to Reaffirm ANSI/VITA 67.1-2019 – Coaxial Interconnect on VPX, 4 Position SMPM Configuration

January 28, 20250
Eletter Products

SPONSORED: SAVE Compliant Chassis for VPX and SOSA Aligned Systems

January 28, 20250
Load more

Recent Comments

No comments to show.
  • Articles
  • White Papers
  • Products
  • News
Menu
  • Articles
  • White Papers
  • Products
  • News
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX
Menu
  • VME
  • XMC
  • FMC
  • PMC
  • VNX
  • VPX

© 2023 VITA Technologies. All rights Reserved.